There has been an increased interest in ferroelectric field effect transistors ͑FFET͒ for memory cell applications lately because of their potential advantages over conventional FETs such as nonvolatile memory functionality, even after a power failure, and nondestructive readout properties The general idea of FFET transistors in which ferroelectric material is used as a gate insulator ͓liberally used terminology to describe where the lead zirconate titanate ͑PZT͒ layer is situated͔ is not a new one as such a transistor was proposed a half century ago by several independent investigators, Looney et al. 1 Since then a number of reports have appeared in the literature. [2] [3] [4] [5] [6] [7] [8] [9] [10] This letter, however, uniquely utilizes a GaN platform with such desirable properties as high temperature operation and radiation hardness.
The most widely used memory cell structure utilizing ferroelectrics is the 1 transistor/1 capacitor-type cell ͑1T/1C͒, in which a ferroelectric capacitor is combined with a metal oxide semiconductor field effect transistor ͑MOSFET͒.
11,12
On the other hand, in the metal ferroelectric semiconductor field effect transistor ͑MFSFET͒-type cells, the ferroelectric capacitor is replaced by the gate ferroelectric capacitor of the FFET device. 13 Because the latter cell structure has such unique features as a single transistor ͑1T͒ cell, nonvolatile data storage and nondestructive data readout, it could pave the way for high-density integration of nonvolatile ferroelectric random access memory ͑FRAM͒. Owing to its relatively fast read-write capability, it would also potentially offer an alternative to somewhat slow flash memory cells as well. For its realization, however, obstacles to obtaining the highquality ferroelectric gate and its interface with the semiconductor forming the channel must be overcome. Some researchers have used thin insulating layers such as Si 3 N 4 and Al 2 O 3 between the ferroelectric material and the semiconductor in an attempt to improve the interface quality, by, e.g., suppressing the chemical reaction between the ferroelectric material and the semiconductor. 14, 15 Among the ferroelectric materials Pb͑Zr, Ti͒O 3 ͑PZT͒ is of particular interest because of its very high remnant polarization ͑P r ͒ and low coercive field ͑E c ͒ values that are well suited for nonvolatile FRAM application. 16 Watanabe 7 and Veselovskii et al. 8 fabricated an all perovskite FFET growing ͑Pb, La͒͑Zr, Ti͒O 3 as an insulator and La 2−x Sr x CuO 4 as a channel layer and demonstrated channel conductance modulation up to 10% and 70%, respectively. Koo et al. 17 demonstrated PZT FFET on a 4H n-type SiC channel and showed that the conductance could be controlled with the maintained memory state set by the ferroelectric gate. Prins et al. 9 and Titkov et al. 10 realized relatively high performance FFET devices on SnO 2 epitaxial layers grown by pulsed laser deposition and magnetron sputtering.
Potential candidates for the FFET channel are GaN and related materials 18 because of their relatively high breakdown fields, reasonably high electron mobility and velocity, stability in harsh environments, and high thermal conductivity. It is for these reasons that one would expect that GaN-based FFET would pave the way for the realization of 1T nonvolatile and radiation hard FRAM. In this letter, an AlGaN/ GaN heterostructure was used as the channel for a ferroelectric PZT-based FFET. Through a comparative analysis with a conventional AlGaN/ GaN modulation-doped field effect transistor ͑MODFET͒ in which channel conductivity was controlled by a Schottky diode gate, the characteristics of the FFET were analyzed and were discussed. To the best of our knowledge, there were no reports on such a PZT/ AlGaN/ GaN FFET before. Figure 1 shows a schematic of a PZT/ AlGaN/ GaN FFET with the ferroelectric PZT gate fabricated in this work. 22͒ to chemically isolate it from the underlying AlGaN. The substrate temperature, rf power, system pressure, Ar/ O 2 flow ratio, and substrate-target distance during PZT growth were 600°C, 100 W,3 mTorr, 50/ 10 sccm, and 10 cm, respectively. No postgrowth treatment, which is essential for improving the quality, was applied after growth for these preliminary devices. X-ray diffraction ͑XRD͒ diffraction studies showed that the polycrystalline nature of the grown PZT layers, and the peaks belonging to the perovskite phase were detected. The substrate temperature, microwave power, and He/ N 2 / SiH 4 flow ratio during Si 3 N 4 deposition were 300°C, 250 W, 6/6/2 sccm, respectively. Ti/ Al/ Ti/ Au ͑300 Å / 1000 Å / 300 Å / 300 Å͒ ohmic contacts were deposited for source and drain formation. A Ni/ Au ͑300 Å / 800 Å͒ layer was deposited on the PZT gate. A combination of reactive ion etching and wet etching procedures were applied to remove the PZT and Si 3 N 4 and to form the FFET mesa structure. The gate length and gate width in these prototype ferroelectric gate and conventional devices are 7 and 95 m, respectively. Figure 2 shows the I D -V DS characteristic curves of the PZT/ Si 3 N 4 / AlGaN/ GaN FFET with a pinch-off voltage of ϳ6-7 V at V GS = 0 V for both devices. Significantly higher V GS is needed to control the I D for the FFET compared to the MODFET, which is due to the voltage drop across the unoptimized PZT/ Si 3 N 4 stack. At high V GS values ͑−8 and −12 V͒, significant leakage current Ͼ1 mA is also seen when V DS Ͼ 7 V for the FFET that is in a large part due to the poor quality of the unannealed PZT. These preliminary FFET device structures need to be optimized to attain the desired turn-off voltage for the memory operation consistent with the power supply available. The most critical of all the parameters are the thicknesses of the PZT, Si 3 N 4 , and AlGaN layers ͑doping levels when applicable͒, which can easily be done with the deposition techniques employed. Figure 3 shows the transfer characteristics for ͑a͒ the MODFET and ͑b͒ the FFET for a fixed V DS at 6 V. As seen from the figure, I D saturated at 20 mA when V DS Ϸ 12 V. A high leakage current of about 2 mA was observed at V GS = −12 V for the FFET structure compared to the MOD-FET structure that is, as mentioned previously, attributed to the poor quality of the PZT layer. As seen from the figure, in the case of the FFET a "counterclockwise" hysteresis loop was observed as a result of switching effect of the ferroelectric gate. The drain current shift ͑⌬I D ͒ is about 5 mV when V GS = 0 V. On the other hand, the AlGaN/ GaN MODFET shows a negligibly small clockwise hysteresis. Clockwise hysteresis has been reported previously for PZT/ Al 2 O 3 / SiC and SrBi 2 Ta 2 O 9 / SiN/ Si structures, and it was interpreted as arising from the transfer of free carriers in the channel into the traps at the ferroelectric-semiconductor interface 23 In AlGaN/ GaN MODFETs, the trapping of free carriers may occur in the AlGaN, in the GaN buffer, and on the surface. The negative transconductance g m = ͑‫ץ‬I D / ‫ץ‬V GS ͒ VDS when V GS Ͼ 4 V, which is observed in the MODFET structure, may arise from the carrier injection from 2DEG into AlGaN for the large gate-to-source voltage, causing a parasitic cur- rent conduction path in the low mobility AlGaN layer, 24 and heating effects as the sapphire substrate is a poor heat conductor. For all structures investigated in this work ⌬I D ranging from 4 to 6 mA at V GS = 0 V was observed and the maximum FFET channel conductance modulation was estimated to be 50% that is comparable to the best FFETs reported. 7, 10 The counterclockwise hysteretic loop present in FFET that is absent in the conventional MODFET strongly suggests that the ferroelectric domain switching in PZT controlled the g m of the 2DEG channel.
In a Si-based n-channel FFET, a remnant polarization of about 0.1 C/cm 2 was reported to be sufficient to achieve the counterclockwise direction in the C-V behavior, and the coercive field was supposed to largely determine the hysteresis.
14 No such information is yet available for wide band-gap semiconductor-based FFETs.
The actual electric field on the PZT, E PZT , can be estimated as follows: and Al 0.3 Ga 0.7 N ⑀ Al 0.3 Ga 0.7 N = 8.7 ͑assumed to be linearly dependent on Al composition and to lie between 8.5 for AlN and 9.0 for GaN͒, 28 E PZT Ϸ 10.4ϳ 4.2 kV/ cm is calculated for V GS = ± 12 V, which is sufficient for the ferroelectric domain switching to occur in PZT. The ⌬I D as wide as possible, but consistent with the operating voltages desired, is necessary to store clear "0" or "1" information in the opposite direction of the hysteresis loop for the nonvolatile FRAM application, which may be achieved by further optimization of the PZT growth conditions, so as to improve the PZT crystallinity. It should be pointed out that in this letter the as-grown PZT layers were used and further optimization of its thickness and application of a postdeposition annealing step could significantly improve the device performance.
In conclusion, nonvolatile ferroelectric FET structures were fabricated by depositing a Pb 1.2 ͑Zr 0.5 Ti 0.5 ͒O 3 gate layer on an AlGaN layer of a MODFET structure by magnetron sputtering and their I-V characteristics were studied. The resultant ferroelectric gate FETs exhibited the counterclockwise hysteresis in a transfer characteristic curve with a drain current shift of 5 mA at zero gate-to-source voltage that is ascribed to the ferroelectric polarization switching effect of the PZT gate modulating the current conductance of the 2DEG channel. These results show the possibility of realization of PZT FFET with AlGaN channel. This work has been funded by the Office of Naval Research and monitored by Dr. C. E. C. Wood. The GaN aspects of the research benefited from Grants by the U.S. Air Force Office of Scientific Research monitored by Dr. G. L. Witt.
